You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
638 lines
16 KiB
638 lines
16 KiB
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/xed-regs.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2019 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
############################################################################
|
|
# file: xed-regs.txt
|
|
############################################################################
|
|
|
|
# h is for the "h" byte regs
|
|
|
|
#name class width max-enclosing-reg-64b/32b-mode regid [h]
|
|
INVALID INVALID 0
|
|
ERROR INVALID 0 # used to denote errors in lookup functions
|
|
|
|
RAX gpr 64 RAX 0
|
|
EAX gpr 32 RAX/EAX 0
|
|
AX gpr 16 RAX/EAX 0
|
|
AH gpr 8 RAX/EAX 4 h
|
|
AL gpr 8 RAX/EAX 0
|
|
|
|
RCX gpr 64 RCX 1
|
|
ECX gpr 32 RCX/ECX 1
|
|
CX gpr 16 RCX/ECX 1
|
|
CH gpr 8 RCX/ECX 5 h
|
|
CL gpr 8 RCX/ECX 1
|
|
|
|
RDX gpr 64 RDX 2
|
|
EDX gpr 32 RDX/EDX 2
|
|
DX gpr 16 RDX/EDX 2
|
|
DH gpr 8 RDX/EDX 6 h
|
|
DL gpr 8 RDX/EDX 2
|
|
|
|
RBX gpr 64 RBX 3
|
|
EBX gpr 32 RBX/EBX 3
|
|
BX gpr 16 RBX/EBX 3
|
|
BH gpr 8 RBX/EBX 7 h
|
|
BL gpr 8 RBX/EBX 3
|
|
|
|
RSP gpr 64 RSP 4
|
|
ESP gpr 32 RSP/ESP 4
|
|
SP gpr 16 RSP/ESP 4
|
|
SPL gpr 8 RSP/ESP 4
|
|
|
|
RBP gpr 64 RBP 5
|
|
EBP gpr 32 RBP/EBP 5
|
|
BP gpr 16 RBP/EBP 5
|
|
BPL gpr 8 RBP/EBP 5
|
|
|
|
RSI gpr 64 RSI 6
|
|
ESI gpr 32 RSI/ESI 6
|
|
SI gpr 16 RSI/ESI 6
|
|
SIL gpr 8 RSI/ESI 6
|
|
|
|
RDI gpr 64 RDI 7
|
|
EDI gpr 32 RDI/EDI 7
|
|
DI gpr 16 RDI/EDI 7
|
|
DIL gpr 8 RDI/EDI 7
|
|
|
|
|
|
R8 gpr 64 R8 8
|
|
R8D gpr 32 R8/R8D 8
|
|
R8W gpr 16 R8/R8D 8
|
|
R8B gpr 8 R8/R8D 8
|
|
|
|
R9 gpr 64 R9 9
|
|
R9D gpr 32 R9/R9D 9
|
|
R9W gpr 16 R9/R9D 9
|
|
R9B gpr 8 R9/R9D 9
|
|
|
|
R10 gpr 64 R10 10
|
|
R10D gpr 32 R10/R10D 10
|
|
R10W gpr 16 R10/R10D 10
|
|
R10B gpr 8 R10/R10D 10
|
|
|
|
R11 gpr 64 R11 11
|
|
R11D gpr 32 R11/R11D 11
|
|
R11W gpr 16 R11/R11D 11
|
|
R11B gpr 8 R11/R11D 11
|
|
|
|
R12 gpr 64 R12 12
|
|
R12D gpr 32 R12/R12D 12
|
|
R12W gpr 16 R12/R12D 12
|
|
R12B gpr 8 R12/R12D 12
|
|
|
|
R13 gpr 64 R13 13
|
|
R13D gpr 32 R13/R13D 13
|
|
R13W gpr 16 R13/R13D 13
|
|
R13B gpr 8 R13/R13D 13
|
|
|
|
R14 gpr 64 R14 14
|
|
R14D gpr 32 R14/R14D 14
|
|
R14W gpr 16 R14/R14D 14
|
|
R14B gpr 8 R14/R14D 14
|
|
|
|
R15 gpr 64 R15 15
|
|
R15D gpr 32 R15/R15D 15
|
|
R15W gpr 16 R15/R15D 15
|
|
R15B gpr 8 R15/R15D 15
|
|
|
|
|
|
RIP ip 64 RIP
|
|
EIP ip 32 RIP/EIP
|
|
IP ip 16 RIP/EIP
|
|
|
|
FLAGS flags 16 RFLAGS/EFLAGS
|
|
EFLAGS flags 32 RFLAGS/EFLAGS
|
|
RFLAGS flags 64 RFLAGS
|
|
|
|
# natural order for the seg regs. See SEG() nonterminal
|
|
ES sr 16 ES
|
|
CS sr 16 CS
|
|
SS sr 16 SS
|
|
DS sr 16 DS
|
|
FS sr 16 FS
|
|
GS sr 16 GS
|
|
|
|
|
|
MMX0 mmx 64 MMX0 0 - mm0
|
|
MMX1 mmx 64 MMX1 1 - mm1
|
|
MMX2 mmx 64 MMX2 2 - mm2
|
|
MMX3 mmx 64 MMX3 3 - mm3
|
|
|
|
MMX4 mmx 64 MMX4 4 - mm4
|
|
MMX5 mmx 64 MMX5 5 - mm5
|
|
MMX6 mmx 64 MMX6 6 - mm6
|
|
MMX7 mmx 64 MMX7 7 - mm7
|
|
|
|
|
|
ST0 x87 80 ST0 0 - st(0)
|
|
ST1 x87 80 ST1 1 - st(1)
|
|
ST2 x87 80 ST2 2 - st(2)
|
|
ST3 x87 80 ST3 3 - st(3)
|
|
ST4 x87 80 ST4 4 - st(4)
|
|
ST5 x87 80 ST5 5 - st(5)
|
|
ST6 x87 80 ST6 6 - st(6)
|
|
ST7 x87 80 ST7 7 - st(7)
|
|
|
|
CR0 cr 32/64 CR0 0
|
|
CR1 cr 32/64 CR1 1
|
|
CR2 cr 32/64 CR2 2
|
|
CR3 cr 32/64 CR3 3
|
|
CR4 cr 32/64 CR4 4
|
|
CR5 cr 32/64 CR5 5
|
|
CR6 cr 32/64 CR6 6
|
|
CR7 cr 32/64 CR7 7
|
|
CR8 cr 32/64 CR8 8
|
|
CR9 cr 32/64 CR9 9
|
|
CR10 cr 32/64 CR10 10
|
|
CR11 cr 32/64 CR11 11
|
|
CR12 cr 32/64 CR12 12
|
|
CR13 cr 32/64 CR13 13
|
|
CR14 cr 32/64 CR14 14
|
|
CR15 cr 32/64 CR15 15
|
|
|
|
DR0 dr 32/64 DR0 0
|
|
DR1 dr 32/64 DR1 1
|
|
DR2 dr 32/64 DR2 2
|
|
DR3 dr 32/64 DR3 3
|
|
DR4 dr 32/64 DR4 4
|
|
DR5 dr 32/64 DR5 5
|
|
DR6 dr 32/64 DR6 6
|
|
DR7 dr 32/64 DR7 7
|
|
|
|
STACKPUSH pseudo NA
|
|
STACKPOP pseudo NA
|
|
GDTR pseudo 80
|
|
LDTR pseudo 80
|
|
IDTR pseudo 80
|
|
TR pseudo 80
|
|
TSC pseudo 32
|
|
# TSC_AUX was added in 3.10 version of AMD's manual
|
|
TSCAUX pseudo 32
|
|
MSRS pseudo NA
|
|
|
|
X87CONTROL pseudox87 16
|
|
X87STATUS pseudox87 16 # includes TOP field for x87 stack
|
|
X87TAG pseudox87 16
|
|
X87PUSH pseudox87 NA
|
|
X87POP pseudox87 NA
|
|
X87POP2 pseudox87 NA
|
|
|
|
X87OPCODE pseudox87 11 # These 5 are not used by XED
|
|
X87LASTCS pseudox87 16
|
|
X87LASTIP pseudox87 32/64 # 16b mode is wrong
|
|
X87LASTDS pseudox87 16
|
|
X87LASTDP pseudox87 32/64 # 16b mode is wrong
|
|
|
|
XCR0 xcr 64 # previously known as XFEM
|
|
|
|
MXCSR mxcsr 32
|
|
|
|
# Some dummy registers for someone to play with if they ever want to
|
|
TMP0 tmp NA TMP0 0
|
|
TMP1 tmp NA TMP1 1
|
|
TMP2 tmp NA TMP2 2
|
|
TMP3 tmp NA TMP3 3
|
|
TMP4 tmp NA TMP4 4
|
|
TMP5 tmp NA TMP5 5
|
|
TMP6 tmp NA TMP6 6
|
|
TMP7 tmp NA TMP7 7
|
|
TMP8 tmp NA TMP8 8
|
|
TMP9 tmp NA TMP9 9
|
|
TMP10 tmp NA TMP10 10
|
|
TMP11 tmp NA TMP11 11
|
|
TMP12 tmp NA TMP12 12
|
|
TMP13 tmp NA TMP13 13
|
|
TMP14 tmp NA TMP14 14
|
|
TMP15 tmp NA TMP15 15
|
|
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/knc-kregs.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2019 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
K0 mask 16 K0 0
|
|
K1 mask 16 K1 1
|
|
K2 mask 16 K2 2
|
|
K3 mask 16 K3 3
|
|
K4 mask 16 K4 4
|
|
K5 mask 16 K5 5
|
|
K6 mask 16 K6 6
|
|
K7 mask 16 K7 7
|
|
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/mpx/mpx-regs.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2019 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
BND0 bound 128 BND0 0
|
|
BND1 bound 128 BND1 1
|
|
BND2 bound 128 BND2 2
|
|
BND3 bound 128 BND3 3
|
|
BNDCFGU bndcfg 64 BNDCFGU 0
|
|
BNDSTATUS bndstat 64 BNDSTATUS 0
|
|
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/cet/cet-regs.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2019 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
|
|
SSP MSR 32/64
|
|
IA32_U_CET MSR NA
|
|
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/fsgsbase/fsgsbase-regs.xed.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2019 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
FSBASE pseudo NA
|
|
GSBASE pseudo NA
|
|
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/avx/avx-regs.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2019 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
|
|
XMM0 xmm 128 YMM0 0
|
|
XMM1 xmm 128 YMM1 1
|
|
XMM2 xmm 128 YMM2 2
|
|
XMM3 xmm 128 YMM3 3
|
|
|
|
XMM4 xmm 128 YMM4 4
|
|
XMM5 xmm 128 YMM5 5
|
|
XMM6 xmm 128 YMM6 6
|
|
XMM7 xmm 128 YMM7 7
|
|
|
|
XMM8 xmm 128 YMM8 8
|
|
XMM9 xmm 128 YMM9 9
|
|
XMM10 xmm 128 YMM10 10
|
|
XMM11 xmm 128 YMM11 11
|
|
|
|
XMM12 xmm 128 YMM12 12
|
|
XMM13 xmm 128 YMM13 13
|
|
XMM14 xmm 128 YMM14 14
|
|
XMM15 xmm 128 YMM15 15
|
|
|
|
YMM0 ymm 256 YMM0 0
|
|
YMM1 ymm 256 YMM1 1
|
|
YMM2 ymm 256 YMM2 2
|
|
YMM3 ymm 256 YMM3 3
|
|
YMM4 ymm 256 YMM4 4
|
|
YMM5 ymm 256 YMM5 5
|
|
YMM6 ymm 256 YMM6 6
|
|
YMM7 ymm 256 YMM7 7
|
|
YMM8 ymm 256 YMM8 8
|
|
YMM9 ymm 256 YMM9 9
|
|
YMM10 ymm 256 YMM10 10
|
|
YMM11 ymm 256 YMM11 11
|
|
YMM12 ymm 256 YMM12 12
|
|
YMM13 ymm 256 YMM13 13
|
|
YMM14 ymm 256 YMM14 14
|
|
YMM15 ymm 256 YMM15 15
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
###FILE: C:\$Fanta\IntelXED\xed\datafiles\knc\lrb2-regs.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2019 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
ZMM0 zmm 512 ZMM0 0
|
|
ZMM1 zmm 512 ZMM1 1
|
|
ZMM2 zmm 512 ZMM2 2
|
|
ZMM3 zmm 512 ZMM3 3
|
|
ZMM4 zmm 512 ZMM4 4
|
|
ZMM5 zmm 512 ZMM5 5
|
|
ZMM6 zmm 512 ZMM6 6
|
|
ZMM7 zmm 512 ZMM7 7
|
|
ZMM8 zmm 512 ZMM8 8
|
|
ZMM9 zmm 512 ZMM9 9
|
|
ZMM10 zmm 512 ZMM10 10
|
|
ZMM11 zmm 512 ZMM11 11
|
|
ZMM12 zmm 512 ZMM12 12
|
|
ZMM13 zmm 512 ZMM13 13
|
|
ZMM14 zmm 512 ZMM14 14
|
|
ZMM15 zmm 512 ZMM15 15
|
|
ZMM16 zmm 512 ZMM16 16
|
|
ZMM17 zmm 512 ZMM17 17
|
|
ZMM18 zmm 512 ZMM18 18
|
|
ZMM19 zmm 512 ZMM19 19
|
|
ZMM20 zmm 512 ZMM20 20
|
|
ZMM21 zmm 512 ZMM21 21
|
|
ZMM22 zmm 512 ZMM22 22
|
|
ZMM23 zmm 512 ZMM23 23
|
|
ZMM24 zmm 512 ZMM24 24
|
|
ZMM25 zmm 512 ZMM25 25
|
|
ZMM26 zmm 512 ZMM26 26
|
|
ZMM27 zmm 512 ZMM27 27
|
|
ZMM28 zmm 512 ZMM28 28
|
|
ZMM29 zmm 512 ZMM29 29
|
|
ZMM30 zmm 512 ZMM30 30
|
|
ZMM31 zmm 512 ZMM31 31
|
|
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/avx512f/avx512-regs.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2019 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
XMM0 xmm 128 ZMM0 0
|
|
XMM1 xmm 128 ZMM1 1
|
|
XMM2 xmm 128 ZMM2 2
|
|
XMM3 xmm 128 ZMM3 3
|
|
XMM4 xmm 128 ZMM4 4
|
|
XMM5 xmm 128 ZMM5 5
|
|
XMM6 xmm 128 ZMM6 6
|
|
XMM7 xmm 128 ZMM7 7
|
|
|
|
XMM8 xmm 128 ZMM8 8
|
|
XMM9 xmm 128 ZMM9 9
|
|
XMM10 xmm 128 ZMM10 10
|
|
XMM11 xmm 128 ZMM11 11
|
|
XMM12 xmm 128 ZMM12 12
|
|
XMM13 xmm 128 ZMM13 13
|
|
XMM14 xmm 128 ZMM14 14
|
|
XMM15 xmm 128 ZMM15 15
|
|
|
|
XMM16 xmm 128 ZMM16 16
|
|
XMM17 xmm 128 ZMM17 17
|
|
XMM18 xmm 128 ZMM18 18
|
|
XMM19 xmm 128 ZMM19 19
|
|
XMM20 xmm 128 ZMM20 20
|
|
XMM21 xmm 128 ZMM21 21
|
|
XMM22 xmm 128 ZMM22 22
|
|
XMM23 xmm 128 ZMM23 23
|
|
XMM24 xmm 128 ZMM24 24
|
|
XMM25 xmm 128 ZMM25 25
|
|
XMM26 xmm 128 ZMM26 26
|
|
XMM27 xmm 128 ZMM27 27
|
|
XMM28 xmm 128 ZMM28 28
|
|
XMM29 xmm 128 ZMM29 29
|
|
XMM30 xmm 128 ZMM30 30
|
|
XMM31 xmm 128 ZMM31 31
|
|
|
|
YMM0 ymm 256 ZMM0 0
|
|
YMM1 ymm 256 ZMM1 1
|
|
YMM2 ymm 256 ZMM2 2
|
|
YMM3 ymm 256 ZMM3 3
|
|
YMM4 ymm 256 ZMM4 4
|
|
YMM5 ymm 256 ZMM5 5
|
|
YMM6 ymm 256 ZMM6 6
|
|
YMM7 ymm 256 ZMM7 7
|
|
YMM8 ymm 256 ZMM8 8
|
|
YMM9 ymm 256 ZMM9 9
|
|
YMM10 ymm 256 ZMM10 10
|
|
YMM11 ymm 256 ZMM11 11
|
|
YMM12 ymm 256 ZMM12 12
|
|
YMM13 ymm 256 ZMM13 13
|
|
YMM14 ymm 256 ZMM14 14
|
|
YMM15 ymm 256 ZMM15 15
|
|
|
|
YMM16 ymm 256 ZMM16 16
|
|
YMM17 ymm 256 ZMM17 17
|
|
YMM18 ymm 256 ZMM18 18
|
|
YMM19 ymm 256 ZMM19 19
|
|
YMM20 ymm 256 ZMM20 20
|
|
YMM21 ymm 256 ZMM21 21
|
|
YMM22 ymm 256 ZMM22 22
|
|
YMM23 ymm 256 ZMM23 23
|
|
YMM24 ymm 256 ZMM24 24
|
|
YMM25 ymm 256 ZMM25 25
|
|
YMM26 ymm 256 ZMM26 26
|
|
YMM27 ymm 256 ZMM27 27
|
|
YMM28 ymm 256 ZMM28 28
|
|
YMM29 ymm 256 ZMM29 29
|
|
YMM30 ymm 256 ZMM30 30
|
|
YMM31 ymm 256 ZMM31 31
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/avx512f/avx512-kregs.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2019 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
K0 mask 64 K0 0
|
|
K1 mask 64 K1 1
|
|
K2 mask 64 K2 2
|
|
K3 mask 64 K3 3
|
|
K4 mask 64 K4 4
|
|
K5 mask 64 K5 5
|
|
K6 mask 64 K6 6
|
|
K7 mask 64 K7 7
|
|
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/uintr/uintr-regs.xed.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2020 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
|
|
UIF UIF 1
|
|
|
|
|
|
###FILE: C:/$Fanta/IntelXED/xed/datafiles/amx-spr/amx-regs.txt
|
|
|
|
#BEGIN_LEGAL
|
|
#
|
|
#Copyright (c) 2020 Intel Corporation
|
|
#
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
# you may not use this file except in compliance with the License.
|
|
# You may obtain a copy of the License at
|
|
#
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
#
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
# See the License for the specific language governing permissions and
|
|
# limitations under the License.
|
|
#
|
|
#END_LEGAL
|
|
|
|
# 1KB = 8192 bits
|
|
|
|
TMM0 treg 8192 TMM0 0
|
|
TMM1 treg 8192 TMM1 1
|
|
TMM2 treg 8192 TMM2 2
|
|
TMM3 treg 8192 TMM3 3
|
|
TMM4 treg 8192 TMM4 4
|
|
TMM5 treg 8192 TMM5 5
|
|
TMM6 treg 8192 TMM6 6
|
|
TMM7 treg 8192 TMM7 7
|
|
|
|
|
|
TILECONFIG pseudo 512
|